Software power estimation and optimization for high performance, 32-bit embedded processors
نویسندگان
چکیده
permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained form the IEEE. Contact Manager, Copyrights and Permissions, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331, USA. Telephone: 732-562-3966 Software Power Estimation and Optimization for High Performance, 32-bit Embedded Processors
منابع مشابه
Data Cache-Energy and Throughput Models: Design Exploration for Embedded Processors
Most modern 16-bit and 32-bit embedded processors contain cache memories to further increase instruction throughput of the device. Embedded processors that contain cache memories open an opportunity for the low-power research community to model the impact of cache energy consumption and throughput gains. For optimal cache memory configuration mathematical models have been proposed in the past. ...
متن کاملProtecting AES Software Implementations on 32-Bit Processors Against Power Analysis
The Advanced Encryption Standard is used in many embedded devices to provide security. In the last years, several researchers have proposed to enhance general-purpose processors with custom instructions to increase the efficiency of cryptographic algorithms. In this work we have evaluated the impact of such instruction set extensions on the implementation security of AES. We have compared sever...
متن کاملDesign and Analysis of a 32-bit Embedded High-Performance Cluster Optimized for Energy and Performance – Extended Edition
A growing number of supercomputers are being built using processors with low-power embedded ancestry, rather than traditional high-performance cores. In order to evaluate this approach we investigate the energy and performance tradeoffs found with ten different 32-bit ARM development boards while running the HPL Linpack and STREAM benchmarks. Based on these results (and other practical concerns...
متن کاملLow Power or High Performance? A Tradeoff Whose Time Has Come (and Nearly Gone)
Some have argued that the dichotomy between high-performance operation and low resource utilization is false – an artifact that will soon succumb to Moore’s Law and careful engineering. If such claims prove to be true, then the traditional 8/16vs. 32-bit power-performance tradeoffs become irrelevant, at least for some low-power embedded systems. We explore the veracity of this thesis using the ...
متن کاملWriting Efficient Programs for the Motorola M.CORE Architecture
1. INTRODUCTION The M.CORE architecture is the latest addition to Motorola's 32 bit RISC family. This paper discusses several programming techniques that can be applied to the M.CORE architecture to yield better performance and code density. The techniques discussed in this paper are not specific to any given compiler and should be applicable any M.CORE processor. This paper is organized as fol...
متن کامل